Maximizing Spare Utilization by Virtually Reorganizing Faulty Cache Lines

[摘要]：Aggressive technology scaling to 45 nm and below introduces serious reliability challenges to the design of microprocessors. Since a large fraction of chip area is devoted to on-chip caches, it is important to protect these SRAM structures against lifetim

[全文传递流程]：

一般上传文献全文的时限在1个工作日内