Thread Relocation: A Runtime Architecture for Tolerating Hard Errors in Chip Multiprocessors

[摘要]：As the semiconductor industry continues its relentless push for nano-CMOS technologies, device reliability and occurrence of hard errors have emerged as a dominant concern in multicores. Although regular memory structures are protected against hard errors

[全文传递流程]：

一般上传文献全文的时限在1个工作日内