个性化文献订阅>期刊> Journal of Micromechanics and Microengineering
 

A wafer-scale packaging structure with monolithic microwave integrated circuits and passives embedded in a silicon substrate for multichip modules for radio frequency applications - art. no. 105011

  作者 Geng, F; Ding, XY; Xu, GW; Luo, L  
  选自 期刊  Journal of Micromechanics and Microengineering;  卷期  2009年19-10;  页码  5011-5011  
  关联知识点  
 

[摘要]A wafer-level packaging structure with chips and passive components embedded in a silicon substrate for multichip modules (MCM) is proposed for radio frequency (RF) applications. The packaging structure consists of two layers of benzocyclobutene (BCB) films and three layers of metalized films, in which the monolithic microwave ICs (MMICs), thin film resistors, striplines and microstrip lines are integrated. The low resistivity silicon wafer with etched cavities is used as a substrate. The BCB films serve as interlayer dielectrics (ILDs). Wirebonding gold bumps are used as electric interconnections between different layers, which eliminate the need of preparing vias by costly procedures including dry etching, metal sputtering and electroplating. The chemical mechanical planarization (CMP) is used to uncover the gold bumps, and the BCB curing profile is optimized to obtain the appropriate BCB film for CMP process. In this work, the thermal, mechanical, electrical as well as RF properties of the packaging structure are investigated. The packaging thermal resistance can be controlled below 2 degrees C W-1. The average shear strength of the gold bumps on the BCB surface is about 70 MPa. In addition, a Kelvin test structure is fabricated for resistance testing of the vertical vias. The performances of MMIC and interconnection structure at high frequency are simulated and tested. The testing results reveal that the slight shifting of S-parameter curves of the packaged MMIC indicates perfect transmission characteristics at high frequency. For the transition structure of transmission line, the experimental results are compatible with the simulation results. The insertion loss (S-21) is below 0.4 dB from 0 to 40 GHz and the return loss (S-11) is less than -20 dB from 0 to 40 GHz. For a low noise amplifier (LNA) chip, the S-21 shifting caused by the packaging structure is below 0.5 dB, and S-11 is less than -10 dB from 8 GHz to 14 GHz.

 
      被申请数(0)  
 

[全文传递流程]

一般上传文献全文的时限在1个工作日内