个性化文献订阅>期刊> IEEE Transactions on Computers
 

Concurrent Error Detection in Finite-Field Arithmetic Operations Using Pipelined and Systolic Architectures

  作者 Bayat-Sarmadi, S; Hasan, MA  
  选自 期刊  IEEE Transactions on Computers;  卷期  2009年58-11;  页码  1553-1567  
  关联知识点  
 

[摘要]In this work, we consider detection of errors in polynomial, dual, and normal bases arithmetic operations. Error detection is performed by recomputing with the shifted operand method, while the operation unit is in use. This scheme is efficient for pipelined architectures, particularly systolic arrays. Additionally, one semisystolic multiplier for each of the polynomial, dual, type I, and type II optimal normal bases is presented. The results show that for having better or similar space and time overheads compared to a number of related previous work, the multipliers have generally a higher error-detection capability, e.g., the error-detection capability of the RESO-based scheme for single and multiple stuck-at faults in a polynomial basis multiplier is 100 percent. Finally, we also comment on how RESO can be used for concurrent error correction to deal with transient faults.

 
      被申请数(0)  
 

[全文传递流程]

一般上传文献全文的时限在1个工作日内