个性化文献订阅>期刊> IEEE Transactions on Computers
 

High-Performance Double-Channel Poly-Silicon Thin-Film Transistor With Raised Drain and Reduced Drain Electric Field Structures

  作者 Chien, FT; Liao, CN; Fang, CM; Tsai, YT  
  选自 期刊  IEEE Transactions on Computers;  卷期  2009年56-3;  页码  441-447  
  关联知识点  
 

[摘要]In this paper, a high-performance single-gate double-channel polycrystalline-silicon thin-film transistor (DCTFT) is proposed and experimentally demonstrated for the first time. Two thin channels, accompanied with a raised source/drain (S/D) area, an offset structure, a drain field plate, and a field-induced drain region, are. used in this device, allowing a lower S/D resistance and a better device performance. Our experimental results show that the on-current of the DCTFT is higher than that of the conventional structure, and the leakage current is greatly reduced simultaneously. In addition, the device stability, such as threshold voltage shift and drain on-current degradation under a high gate bins, is also improved by the design of two channels and the reduced drain electric field structures. The lower drain electric field of the DCTFT is also beneficial to scaling down the device for a better performance.

 
      被申请数(0)  
 

[全文传递流程]

一般上传文献全文的时限在1个工作日内