个性化文献订阅>期刊> IEEE Transactions on Computers
 

Derivation of reduced test vectors for bit-parallel multipliers over GF(2(m))

  作者 Rahaman, H; Mathew, J; Pradhan, DK; Jabir, AM  
  选自 期刊  IEEE Transactions on Computers;  卷期  2008年57-9;  页码  1289-1294  
  关联知识点  
 

[摘要]This paper presents an algebraic testing method for detecting stuck-at faults in the polynomial-basis (PB) bit-parallel (BP) multiplier circuits over GF(2(m)). The proposed technique derives the test vectors from the expressions of the inner product (IP) variables without any requirement of the ATPG tool. This low-complexity testing method requires (2m+1) test vectors for detecting single stuck-at faults in the AND part and multiple stuck-at faults in the EXOR part of the multiplier circuits. The test vectors are independent of the multiplier's structure, as proposed in [11], but are dependent on m. For the multiplier circuits, the test set is found to be smaller in size than the ATPG-generated test set. The test set provides 100 percent single stuck-at fault coverage.

 
      被申请数(0)  
 

[全文传递流程]

一般上传文献全文的时限在1个工作日内