Graphene field effect transistors with parylene gate dielectric

[摘要]：We report the fabrication and characterization of graphene field effect transistors with parylene back gate and exposed graphene top surface. A back gate stack of 168 nm parylene on 94 nm thermal silicon oxide permitted optical reflection microscopy to be

[全文传递流程]：

一般上传文献全文的时限在1个工作日内