Reliability-Driven ECC Allocation for Multiple Bit Error Resilience in Processor Cache

[摘要]：With increasing parameter variations in nanometer technologies, on-chip cache in processor is becoming highly vulnerable to runtime failures induced by "soft error," voltage, or thermal noise and aging effects. Nondeterministic and unreliable memory opera

[全文传递流程]：

一般上传文献全文的时限在1个工作日内