个性化文献订阅>期刊> IEEE Transactions on Computers
 

Performance Trade-Offs in Using NVRAM Write Buffer for Flash Memory-Based Storage Devices

  作者 Kang, SY; Park, S; Jung, HY; Shim, H; Cha, JH  
  选自 期刊  IEEE Transactions on Computers;  卷期  2009年58-6;  页码  744-758  
  关联知识点  
 

[摘要]While NAND flash memory is used in a variety of end-user devices, it has a few disadvantages, such as asymmetric speed of read and write operations, inability to in-place updates, among others. To overcome these problems, various flash-aware strategies have been suggested in terms of buffer cache, file system, FTL, and others. Also, the recent development of next-generation nonvolatile memory types such as MRAM, FeRAM, and PRAM provide higher commercial value to Non-Volatile RAM (NVRAM). At today's prices, however, they are not yet cost-effective. In this paper, we suggest the utilization of small-sized, next-generation NVRAM as a write buffer to improve the overall performance of NAND flash memory-based storage systems. We propose various block-based NVRAM write buffer management policies and evaluate the performance improvement of NAND flash memory-based storage systems under each policy. Also, we propose a novel write buffer-aware flash translation layer algorithm, optimistic FTL, which is designed to harmonize well with NVRAM write buffers. Simulation results show that the proposed buffer management policies outperform the traditional page-based LRU algorithm and the proposed optimistic FTL outperforms previous log block-based FTL algorithms, such as BAST and FAST.

 
      被申请数(0)  
 

[全文传递流程]

一般上传文献全文的时限在1个工作日内