Jittery signal generation for high-speed interconnect simulation

[摘要]：Abstract:By generating clock and data waveforms in the frequency domain through a truncated Fourier series, absolute control over both voltage noise and symbol transition timing is achieved. A parameterized Fourier series signal model is derived and used

[全文传递流程]：

一般上传文献全文的时限在1个工作日内