Memory Reduction Methodology for Distributed-Arithmetic-Based DWT/IDWT Exploiting Data Symmetry

[摘要]：In this brief, we show that by exploiting the inherent symmetry of the discrete wavelet transform (DWT) algorithm and consequently storing only the nonrepetitive combinations of filter coefficients, the size of required memory can be significantly reduced. Subsequently, a memory-efficient architecture for DWT/inverse DWT is proposed. It occupies 6.5-mm(2) silicon area and consumes 46.8-mu W power at 1 MHz for 1.2 V using 0.13-mu m standard cell technology.

[全文传递流程]：

一般上传文献全文的时限在1个工作日内