Hardware Reduction in Digital Delta-Sigma Modulators Via Error Masking-Part II: SQ-DDSM

[摘要]：In this two-part paper, a design methodology for reduced-complexity digital delta-sigma modulators (DDSMs) based on error masking is presented. Rules for selecting the wordlengths of the stages in multistage architectures are elaborated. We show that the hardware requirement can be reduced by up to 20% compared with a conventional design, without sacrificing performance. Simulation results confirm theoretical predictions. Part I addresses multistage noise-shaping DDSMs, whereas Part II focuses on single-quantizer DDSMs.

[全文传递流程]：

一般上传文献全文的时限在1个工作日内