Improved Design of High-Performance Parallel Decimal Multipliers

[摘要]：The new generation of high-performance decimal floating-point units (DFUs) is demanding efficient implementations of parallel decimal multipliers. In this paper, we describe the architectures of two parallel decimal multipliers. The parallel generation of

[全文传递流程]：

一般上传文献全文的时限在1个工作日内