An efficient FFT engine with reduced addressing logic

[摘要]：Abstract:In this study, an improved butterfly structure and an address generation method for fast Fourier transform (FFT) are presented. The proposed method uses reduced logic to generate the addresses, avoiding the parity check and barrel shifters common

[全文传递流程]：

一般上传文献全文的时限在1个工作日内