个性化文献订阅>文章检索

文章名     作者     期刊名     摘要     卷     期         如果没有找到您所需要的文献，请点击 ——此处申请     共10条记录   An Extended XQDD Representation for Multiple-Valued Quantum Logic [作者：Lu, CY; Wang, SA; Kuo, SY,期刊：IEEE Transactions on Computers, 页码：1377-1389 , 文章类型： Article，,卷期：2011年60-10] X-decomposition Quantum Decision Diagram (XQDD) can represent a quantum operation and perform matrix operations. It can be used to verify quantum and reversible circuits even if the reversible circuits have different num... Self-Routing Quantum Sparse Crossbar Packet Concentrators [作者：Ratan, R; Oruc, AY,期刊：IEEE Transactions on Computers, 页码：1390-1405 , 文章类型： Article，,卷期：2011年60-10] Quantum switching networks are derived from conventional switching networks by replacing the classical switches by quantum switches. We give the quantum circuit design and routing of an n x m network, called a quantum co... Prefetch-Aware Memory Controllers [作者：Lee, CJ; Mutlu, O; Narasiman, V; Patt, YN,期刊：IEEE Transactions on Computers, 页码：1406-1430 , 文章类型： Article，,卷期：2011年60-10] Existing DRAM controllers employ rigid, nonadaptive scheduling and buffer management policies when servicing prefetch requests. Some controllers treat prefetches the same as demand requests, and others always prioritize ... Optimal Storage Placement for Tree-Structured Networks with Heterogeneous Channel Costs [作者：Chiu, GM; Yen, LH; Chin, TL,期刊：IEEE Transactions on Computers, 页码：1431-1444 , 文章类型： Article，,卷期：2011年60-10] This work considers data query applications in tree-structured networks, where a given set of source nodes generate (or collect) data and forward the data to some halfway storage nodes for satisfying queries that call fo... An Empirical Architecture-Centric Approach to Microarchitectural Design Space Exploration [作者：Dubach, C; Jones, TM; O'Boyle, MFP,期刊：IEEE Transactions on Computers, 页码：1445-1458 , 文章类型： Article，,卷期：2011年60-10] The microarchitectural design space of a new processor is too large for an architect to evaluate in its entirety. Even with the use of statistical simulation, evaluation of a single configuration can take an excessive am... Test Sets for Robust Path Delay Fault Testing on Two-Rail Logic Circuits [作者：Namba, K; Ito, H,期刊：IEEE Transactions on Computers, 页码：1459-1470 , 文章类型： Article，,卷期：2011年60-10] The significance of redundant technologies for improving dependability and delay fault testability are growing. So, delay fault testing on two-rail logic circuits well known as a class of redundant technologies will beco... Two Efficient Algorithms for Linear Time Suffix Array Construction [作者：Nong, G; Zhang, S; Chan, WH,期刊：IEEE Transactions on Computers, 页码：1471-1484 , 文章类型： Article，,卷期：2011年60-10] We present, in this paper, two efficient algorithms for linear time suffix array construction. These two algorithms achieve their linear time complexities, using the techniques of divide-and-conquer, and recursion. What ... Scalable Hybrid Wireless Network-on-Chip Architectures for Multicore Systems [作者：Ganguly, A; Chang, K; Deb, S; Pande, PP; Belzer, B; Teuscher, C,期刊：IEEE Transactions on Computers, 页码：1485-1502 , 文章类型： Article，,卷期：2011年60-10] Multicore platforms are emerging trends in the design of System-on-Chips (SoCs). Interconnect fabrics for these multicore SoCs play a crucial role in achieving the target performance. The Network-on-Chip (NoC) paradigm h... Efficient Encoding/Decoding for Second-Order Spectral-Null Codes by Reducing Random Walks [作者：Yang, CN; Chiu, CY; Wu, GC,期刊：IEEE Transactions on Computers, 页码：1503-1509 , 文章类型： Article，,卷期：2011年60-10] Second-order spectral-null (2-OSN) codes are, in general, constructed from concatenating any codewords in 2-OSN code. Most 2-OSN codes adopt the Tallini-Bose random walk method in encoding and decoding, which exchanges t... Offset DMR: A Low Overhead Soft Error Detection and Correction Technique for Transform-Based Convolution [作者：Reviriego, P; Bleakley, C; Maestro, JA; O'Donnell, A,期刊：IEEE Transactions on Computers, 页码：1511-1516 , 文章类型： Article，,卷期：2011年60-10] A novel concurrent soft error detection and correction scheme is introduced for parallel hardware implementations of transform-based convolution. The proposed technique is based on the structure of radix-2 Fast Fourier T...